Spy Cartel: Parallelizing Evict+Time-Based Cache Attacks on Last-Level Caches View Full Text


Ontology type: schema:ScholarlyArticle     


Article Info

DATE

2019-01-12

AUTHORS

Himanshi Jain, D. Anthony Balaraju, Chester Rebeiro

ABSTRACT

A powerful cache timing attack cannot only determine the secret key of a cryptographic cipher accurately but also do so quickly. Cache timing attacks that utilize the shared L1 cache memory are known to have these two characteristics. On the other hand, attacks using the shared last-level cache (LLC) memory are not always successful in obtaining the secret key, and they take considerably longer than an L1 cache attack. This paper leverages the fact that all LLC attacks run on multi-core CPUs, facilitating the attack programs to be parallelized. We show how parallelization can be used to reduce the runtime and improve the attack’s success making it at par with L1 cache attacks. We then propose a new methodology for LLC cache attacks, by which an attacker can maximize the attack success for a given time frame. The only additional requirement is learning about the target system’s runtime behavior, which is done offline. We validate all our claims on a 4-core and a 10-core CPU. More... »

PAGES

147-163

References to SciGraph publications

  • 2010. New Results on Instruction Cache Attacks in CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, CHES 2010
  • 2009. Cache-Timing Template Attacks in ADVANCES IN CRYPTOLOGY – ASIACRYPT 2009
  • 2006. Trace-Driven Cache Attacks on AES (Short Paper) in INFORMATION AND COMMUNICATIONS SECURITY
  • 2009-07-23. Efficient Cache Attacks on AES, and Countermeasures in JOURNAL OF CRYPTOLOGY
  • 2007-01-01. An Analytical Model for Time-Driven Cache Attacks in FAST SOFTWARE ENCRYPTION
  • 2015-12-12. Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters in RESEARCH IN ATTACKS, INTRUSIONS, AND DEFENSES
  • 2006. Predicting Secret Keys Via Branch Prediction in TOPICS IN CRYPTOLOGY – CT-RSA 2007
  • 2007-01-01. Advances on Access-Driven Cache Attacks on AES in SELECTED AREAS IN CRYPTOGRAPHY
  • 2003. Cryptanalysis of DES Implemented on Computers with Cache in CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2003
  • 2006. Cache-Collision Timing Attacks Against AES in CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006
  • 2006. Cache Attacks and Countermeasures: The Case of AES in TOPICS IN CRYPTOLOGY – CT-RSA 2006
  • 2009. Cache Timing Attacks on Clefia in PROGRESS IN CRYPTOLOGY - INDOCRYPT 2009
  • Identifiers

    URI

    http://scigraph.springernature.com/pub.10.1007/s41635-018-0062-1

    DOI

    http://dx.doi.org/10.1007/s41635-018-0062-1

    DIMENSIONS

    https://app.dimensions.ai/details/publication/pub.1111390224


    Indexing Status Check whether this publication has been indexed by Scopus and Web Of Science using the SN Indexing Status Tool
    Incoming Citations Browse incoming citations for this publication using opencitations.net

    JSON-LD is the canonical representation for SciGraph data.

    TIP: You can open this SciGraph record using an external JSON-LD service: JSON-LD Playground Google SDTT

    [
      {
        "@context": "https://springernature.github.io/scigraph/jsonld/sgcontext.json", 
        "about": [
          {
            "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/08", 
            "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
            "name": "Information and Computing Sciences", 
            "type": "DefinedTerm"
          }, 
          {
            "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/0803", 
            "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
            "name": "Computer Software", 
            "type": "DefinedTerm"
          }
        ], 
        "author": [
          {
            "affiliation": {
              "alternateName": "Indian Institute of Technology Madras, Chennai, India", 
              "id": "http://www.grid.ac/institutes/grid.417969.4", 
              "name": [
                "Indian Institute of Technology Madras, Chennai, India"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Jain", 
            "givenName": "Himanshi", 
            "type": "Person"
          }, 
          {
            "affiliation": {
              "alternateName": "Indian Institute of Technology Madras, Chennai, India", 
              "id": "http://www.grid.ac/institutes/grid.417969.4", 
              "name": [
                "Indian Institute of Technology Madras, Chennai, India"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Balaraju", 
            "givenName": "D. Anthony", 
            "type": "Person"
          }, 
          {
            "affiliation": {
              "alternateName": "Indian Institute of Technology Madras, Chennai, India", 
              "id": "http://www.grid.ac/institutes/grid.417969.4", 
              "name": [
                "Indian Institute of Technology Madras, Chennai, India"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Rebeiro", 
            "givenName": "Chester", 
            "id": "sg:person.010613353305.61", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010613353305.61"
            ], 
            "type": "Person"
          }
        ], 
        "citation": [
          {
            "id": "sg:pub.10.1007/978-3-540-74619-5_25", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1001638600", 
              "https://doi.org/10.1007/978-3-540-74619-5_25"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/978-3-540-45238-6_6", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1030691288", 
              "https://doi.org/10.1007/978-3-540-45238-6_6"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/11605805_1", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1032149789", 
              "https://doi.org/10.1007/11605805_1"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/s00145-009-9049-y", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1017461552", 
              "https://doi.org/10.1007/s00145-009-9049-y"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/11935308_9", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1009287774", 
              "https://doi.org/10.1007/11935308_9"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/11967668_15", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1006546527", 
              "https://doi.org/10.1007/11967668_15"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/978-3-642-15031-9_8", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1046226105", 
              "https://doi.org/10.1007/978-3-642-15031-9_8"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/978-3-642-10366-7_39", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1016580301", 
              "https://doi.org/10.1007/978-3-642-10366-7_39"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/978-3-642-10628-6_7", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1030336208", 
              "https://doi.org/10.1007/978-3-642-10628-6_7"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/978-3-319-26362-5_3", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1004670852", 
              "https://doi.org/10.1007/978-3-319-26362-5_3"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/11894063_16", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1039198285", 
              "https://doi.org/10.1007/11894063_16"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/978-3-540-74462-7_11", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1030554612", 
              "https://doi.org/10.1007/978-3-540-74462-7_11"
            ], 
            "type": "CreativeWork"
          }
        ], 
        "datePublished": "2019-01-12", 
        "datePublishedReg": "2019-01-12", 
        "description": "A powerful cache timing attack cannot only determine the secret key of a cryptographic cipher accurately but also do so quickly. Cache timing attacks that utilize the shared L1 cache memory are known to have these two characteristics. On the other hand, attacks using the shared last-level cache (LLC) memory are not always successful in obtaining the secret key, and they take considerably longer than an L1 cache attack. This paper leverages the fact that all LLC attacks run on multi-core CPUs, facilitating the attack programs to be parallelized. We show how parallelization can be used to reduce the runtime and improve the attack\u2019s success making it at par with L1 cache attacks. We then propose a new methodology for LLC cache attacks, by which an attacker can maximize the attack success for a given time frame. The only additional requirement is learning about the target system\u2019s runtime behavior, which is done offline. We validate all our claims on a 4-core and a 10-core CPU.", 
        "genre": "article", 
        "id": "sg:pub.10.1007/s41635-018-0062-1", 
        "inLanguage": "en", 
        "isAccessibleForFree": false, 
        "isPartOf": [
          {
            "id": "sg:journal.1290439", 
            "issn": [
              "2509-3428", 
              "2509-3436"
            ], 
            "name": "Journal of Hardware and Systems Security", 
            "publisher": "Springer Nature", 
            "type": "Periodical"
          }, 
          {
            "issueNumber": "2", 
            "type": "PublicationIssue"
          }, 
          {
            "type": "PublicationVolume", 
            "volumeNumber": "3"
          }
        ], 
        "keywords": [
          "cache timing attacks", 
          "cache attacks", 
          "runtime behavior", 
          "timing attacks", 
          "secret key", 
          "system's runtime behavior", 
          "multi-core CPUs", 
          "cache memory", 
          "attack success", 
          "cryptographic ciphers", 
          "last-level cache", 
          "attack programs", 
          "L1 cache memory", 
          "CPU", 
          "attacks", 
          "only additional requirement", 
          "additional requirements", 
          "new methodology", 
          "attacker", 
          "runtime", 
          "parallelization", 
          "key", 
          "cache", 
          "cipher", 
          "memory", 
          "requirements", 
          "frame", 
          "time frame", 
          "methodology", 
          "success", 
          "par", 
          "program", 
          "hand", 
          "fact", 
          "behavior", 
          "characteristics", 
          "claims", 
          "paper", 
          "powerful cache timing attack", 
          "last-level cache (LLC) memory", 
          "L1 cache attack", 
          "LLC attacks", 
          "LLC cache attacks", 
          "target system\u2019s runtime behavior"
        ], 
        "name": "Spy Cartel: Parallelizing Evict+Time-Based Cache Attacks on Last-Level Caches", 
        "pagination": "147-163", 
        "productId": [
          {
            "name": "dimensions_id", 
            "type": "PropertyValue", 
            "value": [
              "pub.1111390224"
            ]
          }, 
          {
            "name": "doi", 
            "type": "PropertyValue", 
            "value": [
              "10.1007/s41635-018-0062-1"
            ]
          }
        ], 
        "sameAs": [
          "https://doi.org/10.1007/s41635-018-0062-1", 
          "https://app.dimensions.ai/details/publication/pub.1111390224"
        ], 
        "sdDataset": "articles", 
        "sdDatePublished": "2021-12-01T19:44", 
        "sdLicense": "https://scigraph.springernature.com/explorer/license/", 
        "sdPublisher": {
          "name": "Springer Nature - SN SciGraph project", 
          "type": "Organization"
        }, 
        "sdSource": "s3://com-springernature-scigraph/baseset/20211201/entities/gbq_results/article/article_813.jsonl", 
        "type": "ScholarlyArticle", 
        "url": "https://doi.org/10.1007/s41635-018-0062-1"
      }
    ]
     

    Download the RDF metadata as:  json-ld nt turtle xml License info

    HOW TO GET THIS DATA PROGRAMMATICALLY:

    JSON-LD is a popular format for linked data which is fully compatible with JSON.

    curl -H 'Accept: application/ld+json' 'https://scigraph.springernature.com/pub.10.1007/s41635-018-0062-1'

    N-Triples is a line-based linked data format ideal for batch operations.

    curl -H 'Accept: application/n-triples' 'https://scigraph.springernature.com/pub.10.1007/s41635-018-0062-1'

    Turtle is a human-readable linked data format.

    curl -H 'Accept: text/turtle' 'https://scigraph.springernature.com/pub.10.1007/s41635-018-0062-1'

    RDF/XML is a standard XML format for linked data.

    curl -H 'Accept: application/rdf+xml' 'https://scigraph.springernature.com/pub.10.1007/s41635-018-0062-1'


     

    This table displays all metadata directly associated to this object as RDF triples.

    162 TRIPLES      22 PREDICATES      81 URIs      61 LITERALS      6 BLANK NODES

    Subject Predicate Object
    1 sg:pub.10.1007/s41635-018-0062-1 schema:about anzsrc-for:08
    2 anzsrc-for:0803
    3 schema:author Ncc308267f38845e29af03dbda74cdb23
    4 schema:citation sg:pub.10.1007/11605805_1
    5 sg:pub.10.1007/11894063_16
    6 sg:pub.10.1007/11935308_9
    7 sg:pub.10.1007/11967668_15
    8 sg:pub.10.1007/978-3-319-26362-5_3
    9 sg:pub.10.1007/978-3-540-45238-6_6
    10 sg:pub.10.1007/978-3-540-74462-7_11
    11 sg:pub.10.1007/978-3-540-74619-5_25
    12 sg:pub.10.1007/978-3-642-10366-7_39
    13 sg:pub.10.1007/978-3-642-10628-6_7
    14 sg:pub.10.1007/978-3-642-15031-9_8
    15 sg:pub.10.1007/s00145-009-9049-y
    16 schema:datePublished 2019-01-12
    17 schema:datePublishedReg 2019-01-12
    18 schema:description A powerful cache timing attack cannot only determine the secret key of a cryptographic cipher accurately but also do so quickly. Cache timing attacks that utilize the shared L1 cache memory are known to have these two characteristics. On the other hand, attacks using the shared last-level cache (LLC) memory are not always successful in obtaining the secret key, and they take considerably longer than an L1 cache attack. This paper leverages the fact that all LLC attacks run on multi-core CPUs, facilitating the attack programs to be parallelized. We show how parallelization can be used to reduce the runtime and improve the attack’s success making it at par with L1 cache attacks. We then propose a new methodology for LLC cache attacks, by which an attacker can maximize the attack success for a given time frame. The only additional requirement is learning about the target system’s runtime behavior, which is done offline. We validate all our claims on a 4-core and a 10-core CPU.
    19 schema:genre article
    20 schema:inLanguage en
    21 schema:isAccessibleForFree false
    22 schema:isPartOf N0f0d838352114607a12084013984e9dd
    23 N915c895c251b46ccaa9a63ad704eedb2
    24 sg:journal.1290439
    25 schema:keywords CPU
    26 L1 cache attack
    27 L1 cache memory
    28 LLC attacks
    29 LLC cache attacks
    30 additional requirements
    31 attack programs
    32 attack success
    33 attacker
    34 attacks
    35 behavior
    36 cache
    37 cache attacks
    38 cache memory
    39 cache timing attacks
    40 characteristics
    41 cipher
    42 claims
    43 cryptographic ciphers
    44 fact
    45 frame
    46 hand
    47 key
    48 last-level cache
    49 last-level cache (LLC) memory
    50 memory
    51 methodology
    52 multi-core CPUs
    53 new methodology
    54 only additional requirement
    55 paper
    56 par
    57 parallelization
    58 powerful cache timing attack
    59 program
    60 requirements
    61 runtime
    62 runtime behavior
    63 secret key
    64 success
    65 system's runtime behavior
    66 target system’s runtime behavior
    67 time frame
    68 timing attacks
    69 schema:name Spy Cartel: Parallelizing Evict+Time-Based Cache Attacks on Last-Level Caches
    70 schema:pagination 147-163
    71 schema:productId Nab453488fdeb4d998c509131a28cb586
    72 Nebc17a27862e42a0b8e12d817455ec1c
    73 schema:sameAs https://app.dimensions.ai/details/publication/pub.1111390224
    74 https://doi.org/10.1007/s41635-018-0062-1
    75 schema:sdDatePublished 2021-12-01T19:44
    76 schema:sdLicense https://scigraph.springernature.com/explorer/license/
    77 schema:sdPublisher Nb36fd3686c534c55b61bc3a1abdf87f2
    78 schema:url https://doi.org/10.1007/s41635-018-0062-1
    79 sgo:license sg:explorer/license/
    80 sgo:sdDataset articles
    81 rdf:type schema:ScholarlyArticle
    82 N0f0d838352114607a12084013984e9dd schema:issueNumber 2
    83 rdf:type schema:PublicationIssue
    84 N1836d1c2b16b49fb9a85a34fa745a043 schema:affiliation grid-institutes:grid.417969.4
    85 schema:familyName Jain
    86 schema:givenName Himanshi
    87 rdf:type schema:Person
    88 N87141d856372437aa312517392ec71a9 rdf:first Nb47c4074f4754789a61ad54b7042e224
    89 rdf:rest N9ec2c08f13754228aebbca2ba48e6d48
    90 N915c895c251b46ccaa9a63ad704eedb2 schema:volumeNumber 3
    91 rdf:type schema:PublicationVolume
    92 N9ec2c08f13754228aebbca2ba48e6d48 rdf:first sg:person.010613353305.61
    93 rdf:rest rdf:nil
    94 Nab453488fdeb4d998c509131a28cb586 schema:name dimensions_id
    95 schema:value pub.1111390224
    96 rdf:type schema:PropertyValue
    97 Nb36fd3686c534c55b61bc3a1abdf87f2 schema:name Springer Nature - SN SciGraph project
    98 rdf:type schema:Organization
    99 Nb47c4074f4754789a61ad54b7042e224 schema:affiliation grid-institutes:grid.417969.4
    100 schema:familyName Balaraju
    101 schema:givenName D. Anthony
    102 rdf:type schema:Person
    103 Ncc308267f38845e29af03dbda74cdb23 rdf:first N1836d1c2b16b49fb9a85a34fa745a043
    104 rdf:rest N87141d856372437aa312517392ec71a9
    105 Nebc17a27862e42a0b8e12d817455ec1c schema:name doi
    106 schema:value 10.1007/s41635-018-0062-1
    107 rdf:type schema:PropertyValue
    108 anzsrc-for:08 schema:inDefinedTermSet anzsrc-for:
    109 schema:name Information and Computing Sciences
    110 rdf:type schema:DefinedTerm
    111 anzsrc-for:0803 schema:inDefinedTermSet anzsrc-for:
    112 schema:name Computer Software
    113 rdf:type schema:DefinedTerm
    114 sg:journal.1290439 schema:issn 2509-3428
    115 2509-3436
    116 schema:name Journal of Hardware and Systems Security
    117 schema:publisher Springer Nature
    118 rdf:type schema:Periodical
    119 sg:person.010613353305.61 schema:affiliation grid-institutes:grid.417969.4
    120 schema:familyName Rebeiro
    121 schema:givenName Chester
    122 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010613353305.61
    123 rdf:type schema:Person
    124 sg:pub.10.1007/11605805_1 schema:sameAs https://app.dimensions.ai/details/publication/pub.1032149789
    125 https://doi.org/10.1007/11605805_1
    126 rdf:type schema:CreativeWork
    127 sg:pub.10.1007/11894063_16 schema:sameAs https://app.dimensions.ai/details/publication/pub.1039198285
    128 https://doi.org/10.1007/11894063_16
    129 rdf:type schema:CreativeWork
    130 sg:pub.10.1007/11935308_9 schema:sameAs https://app.dimensions.ai/details/publication/pub.1009287774
    131 https://doi.org/10.1007/11935308_9
    132 rdf:type schema:CreativeWork
    133 sg:pub.10.1007/11967668_15 schema:sameAs https://app.dimensions.ai/details/publication/pub.1006546527
    134 https://doi.org/10.1007/11967668_15
    135 rdf:type schema:CreativeWork
    136 sg:pub.10.1007/978-3-319-26362-5_3 schema:sameAs https://app.dimensions.ai/details/publication/pub.1004670852
    137 https://doi.org/10.1007/978-3-319-26362-5_3
    138 rdf:type schema:CreativeWork
    139 sg:pub.10.1007/978-3-540-45238-6_6 schema:sameAs https://app.dimensions.ai/details/publication/pub.1030691288
    140 https://doi.org/10.1007/978-3-540-45238-6_6
    141 rdf:type schema:CreativeWork
    142 sg:pub.10.1007/978-3-540-74462-7_11 schema:sameAs https://app.dimensions.ai/details/publication/pub.1030554612
    143 https://doi.org/10.1007/978-3-540-74462-7_11
    144 rdf:type schema:CreativeWork
    145 sg:pub.10.1007/978-3-540-74619-5_25 schema:sameAs https://app.dimensions.ai/details/publication/pub.1001638600
    146 https://doi.org/10.1007/978-3-540-74619-5_25
    147 rdf:type schema:CreativeWork
    148 sg:pub.10.1007/978-3-642-10366-7_39 schema:sameAs https://app.dimensions.ai/details/publication/pub.1016580301
    149 https://doi.org/10.1007/978-3-642-10366-7_39
    150 rdf:type schema:CreativeWork
    151 sg:pub.10.1007/978-3-642-10628-6_7 schema:sameAs https://app.dimensions.ai/details/publication/pub.1030336208
    152 https://doi.org/10.1007/978-3-642-10628-6_7
    153 rdf:type schema:CreativeWork
    154 sg:pub.10.1007/978-3-642-15031-9_8 schema:sameAs https://app.dimensions.ai/details/publication/pub.1046226105
    155 https://doi.org/10.1007/978-3-642-15031-9_8
    156 rdf:type schema:CreativeWork
    157 sg:pub.10.1007/s00145-009-9049-y schema:sameAs https://app.dimensions.ai/details/publication/pub.1017461552
    158 https://doi.org/10.1007/s00145-009-9049-y
    159 rdf:type schema:CreativeWork
    160 grid-institutes:grid.417969.4 schema:alternateName Indian Institute of Technology Madras, Chennai, India
    161 schema:name Indian Institute of Technology Madras, Chennai, India
    162 rdf:type schema:Organization
     




    Preview window. Press ESC to close (or click here)


    ...