Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology View Full Text


Ontology type: schema:ScholarlyArticle     


Article Info

DATE

2014-12-23

AUTHORS

Akinori Kanasugi, Akihiko Tsukahara, Ki Ando

ABSTRACT

This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.

PAGES

593-601

References to SciGraph publications

  • 2009-02. Genetic algorithm with dynamic variable number of individuals and accuracy in INTERNATIONAL JOURNAL OF CONTROL, AUTOMATION AND SYSTEMS
  • 1995. A hardware genetic algorithm for the traveling salesman problem on Splash 2 in FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS
  • Identifiers

    URI

    http://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z

    DOI

    http://dx.doi.org/10.1007/s11047-014-9476-z

    DIMENSIONS

    https://app.dimensions.ai/details/publication/pub.1001393675


    Indexing Status Check whether this publication has been indexed by Scopus and Web Of Science using the SN Indexing Status Tool
    Incoming Citations Browse incoming citations for this publication using opencitations.net

    JSON-LD is the canonical representation for SciGraph data.

    TIP: You can open this SciGraph record using an external JSON-LD service: JSON-LD Playground Google SDTT

    [
      {
        "@context": "https://springernature.github.io/scigraph/jsonld/sgcontext.json", 
        "about": [
          {
            "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/08", 
            "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
            "name": "Information and Computing Sciences", 
            "type": "DefinedTerm"
          }, 
          {
            "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/0801", 
            "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
            "name": "Artificial Intelligence and Image Processing", 
            "type": "DefinedTerm"
          }
        ], 
        "author": [
          {
            "affiliation": {
              "alternateName": "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan", 
              "id": "http://www.grid.ac/institutes/grid.412773.4", 
              "name": [
                "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Kanasugi", 
            "givenName": "Akinori", 
            "id": "sg:person.010612270053.83", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010612270053.83"
            ], 
            "type": "Person"
          }, 
          {
            "affiliation": {
              "alternateName": "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan", 
              "id": "http://www.grid.ac/institutes/grid.412773.4", 
              "name": [
                "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Tsukahara", 
            "givenName": "Akihiko", 
            "id": "sg:person.013600172053.26", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.013600172053.26"
            ], 
            "type": "Person"
          }, 
          {
            "affiliation": {
              "alternateName": "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan", 
              "id": "http://www.grid.ac/institutes/grid.412773.4", 
              "name": [
                "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Ando", 
            "givenName": "Ki", 
            "id": "sg:person.0662121764.07", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.0662121764.07"
            ], 
            "type": "Person"
          }
        ], 
        "citation": [
          {
            "id": "sg:pub.10.1007/3-540-60294-1_129", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1040225082", 
              "https://doi.org/10.1007/3-540-60294-1_129"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/s12555-009-0101-3", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1020317847", 
              "https://doi.org/10.1007/s12555-009-0101-3"
            ], 
            "type": "CreativeWork"
          }
        ], 
        "datePublished": "2014-12-23", 
        "datePublishedReg": "2014-12-23", 
        "description": "This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.", 
        "genre": "article", 
        "id": "sg:pub.10.1007/s11047-014-9476-z", 
        "inLanguage": "en", 
        "isAccessibleForFree": false, 
        "isPartOf": [
          {
            "id": "sg:journal.1033918", 
            "issn": [
              "1567-7818", 
              "1572-9796"
            ], 
            "name": "Natural Computing", 
            "publisher": "Springer Nature", 
            "type": "Periodical"
          }, 
          {
            "issueNumber": "4", 
            "type": "PublicationIssue"
          }, 
          {
            "type": "PublicationVolume", 
            "volumeNumber": "14"
          }
        ], 
        "keywords": [
          "dynamic reconfiguration technology", 
          "evolutionary algorithm", 
          "hardware implementation", 
          "reconfiguration technology", 
          "dynamic reconfiguration", 
          "algorithm", 
          "processors", 
          "implementation", 
          "technology", 
          "paper two types", 
          "VHDL", 
          "reconfiguration", 
          "effectiveness", 
          "circuit", 
          "types", 
          "paper", 
          "two types", 
          "proposal processor"
        ], 
        "name": "Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology", 
        "pagination": "593-601", 
        "productId": [
          {
            "name": "dimensions_id", 
            "type": "PropertyValue", 
            "value": [
              "pub.1001393675"
            ]
          }, 
          {
            "name": "doi", 
            "type": "PropertyValue", 
            "value": [
              "10.1007/s11047-014-9476-z"
            ]
          }
        ], 
        "sameAs": [
          "https://doi.org/10.1007/s11047-014-9476-z", 
          "https://app.dimensions.ai/details/publication/pub.1001393675"
        ], 
        "sdDataset": "articles", 
        "sdDatePublished": "2022-01-01T18:34", 
        "sdLicense": "https://scigraph.springernature.com/explorer/license/", 
        "sdPublisher": {
          "name": "Springer Nature - SN SciGraph project", 
          "type": "Organization"
        }, 
        "sdSource": "s3://com-springernature-scigraph/baseset/20220101/entities/gbq_results/article/article_631.jsonl", 
        "type": "ScholarlyArticle", 
        "url": "https://doi.org/10.1007/s11047-014-9476-z"
      }
    ]
     

    Download the RDF metadata as:  json-ld nt turtle xml License info

    HOW TO GET THIS DATA PROGRAMMATICALLY:

    JSON-LD is a popular format for linked data which is fully compatible with JSON.

    curl -H 'Accept: application/ld+json' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'

    N-Triples is a line-based linked data format ideal for batch operations.

    curl -H 'Accept: application/n-triples' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'

    Turtle is a human-readable linked data format.

    curl -H 'Accept: text/turtle' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'

    RDF/XML is a standard XML format for linked data.

    curl -H 'Accept: application/rdf+xml' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'


     

    This table displays all metadata directly associated to this object as RDF triples.

    98 TRIPLES      22 PREDICATES      45 URIs      35 LITERALS      6 BLANK NODES

    Subject Predicate Object
    1 sg:pub.10.1007/s11047-014-9476-z schema:about anzsrc-for:08
    2 anzsrc-for:0801
    3 schema:author Ne0c6e60ad4154288b51897ebe2eab83d
    4 schema:citation sg:pub.10.1007/3-540-60294-1_129
    5 sg:pub.10.1007/s12555-009-0101-3
    6 schema:datePublished 2014-12-23
    7 schema:datePublishedReg 2014-12-23
    8 schema:description This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.
    9 schema:genre article
    10 schema:inLanguage en
    11 schema:isAccessibleForFree false
    12 schema:isPartOf N085376f40aba4b7da40415e3e27c0795
    13 N5980aaaefaf54ef7a4c7865f9e734c76
    14 sg:journal.1033918
    15 schema:keywords VHDL
    16 algorithm
    17 circuit
    18 dynamic reconfiguration
    19 dynamic reconfiguration technology
    20 effectiveness
    21 evolutionary algorithm
    22 hardware implementation
    23 implementation
    24 paper
    25 paper two types
    26 processors
    27 proposal processor
    28 reconfiguration
    29 reconfiguration technology
    30 technology
    31 two types
    32 types
    33 schema:name Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology
    34 schema:pagination 593-601
    35 schema:productId Nae7d371e358a4292a3b61e0da6fb833c
    36 Nc45ef057647a4acdaccd9e1a530f5150
    37 schema:sameAs https://app.dimensions.ai/details/publication/pub.1001393675
    38 https://doi.org/10.1007/s11047-014-9476-z
    39 schema:sdDatePublished 2022-01-01T18:34
    40 schema:sdLicense https://scigraph.springernature.com/explorer/license/
    41 schema:sdPublisher N58401ba8b00443d9b3092a6b8dd23725
    42 schema:url https://doi.org/10.1007/s11047-014-9476-z
    43 sgo:license sg:explorer/license/
    44 sgo:sdDataset articles
    45 rdf:type schema:ScholarlyArticle
    46 N085376f40aba4b7da40415e3e27c0795 schema:volumeNumber 14
    47 rdf:type schema:PublicationVolume
    48 N4eb87f9083524af5864dc91edafe78bb rdf:first sg:person.0662121764.07
    49 rdf:rest rdf:nil
    50 N58401ba8b00443d9b3092a6b8dd23725 schema:name Springer Nature - SN SciGraph project
    51 rdf:type schema:Organization
    52 N5980aaaefaf54ef7a4c7865f9e734c76 schema:issueNumber 4
    53 rdf:type schema:PublicationIssue
    54 Nae7d371e358a4292a3b61e0da6fb833c schema:name doi
    55 schema:value 10.1007/s11047-014-9476-z
    56 rdf:type schema:PropertyValue
    57 Nc45ef057647a4acdaccd9e1a530f5150 schema:name dimensions_id
    58 schema:value pub.1001393675
    59 rdf:type schema:PropertyValue
    60 Ne0c6e60ad4154288b51897ebe2eab83d rdf:first sg:person.010612270053.83
    61 rdf:rest Nef023b822f0740f69af858e9f930f4f1
    62 Nef023b822f0740f69af858e9f930f4f1 rdf:first sg:person.013600172053.26
    63 rdf:rest N4eb87f9083524af5864dc91edafe78bb
    64 anzsrc-for:08 schema:inDefinedTermSet anzsrc-for:
    65 schema:name Information and Computing Sciences
    66 rdf:type schema:DefinedTerm
    67 anzsrc-for:0801 schema:inDefinedTermSet anzsrc-for:
    68 schema:name Artificial Intelligence and Image Processing
    69 rdf:type schema:DefinedTerm
    70 sg:journal.1033918 schema:issn 1567-7818
    71 1572-9796
    72 schema:name Natural Computing
    73 schema:publisher Springer Nature
    74 rdf:type schema:Periodical
    75 sg:person.010612270053.83 schema:affiliation grid-institutes:grid.412773.4
    76 schema:familyName Kanasugi
    77 schema:givenName Akinori
    78 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010612270053.83
    79 rdf:type schema:Person
    80 sg:person.013600172053.26 schema:affiliation grid-institutes:grid.412773.4
    81 schema:familyName Tsukahara
    82 schema:givenName Akihiko
    83 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.013600172053.26
    84 rdf:type schema:Person
    85 sg:person.0662121764.07 schema:affiliation grid-institutes:grid.412773.4
    86 schema:familyName Ando
    87 schema:givenName Ki
    88 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.0662121764.07
    89 rdf:type schema:Person
    90 sg:pub.10.1007/3-540-60294-1_129 schema:sameAs https://app.dimensions.ai/details/publication/pub.1040225082
    91 https://doi.org/10.1007/3-540-60294-1_129
    92 rdf:type schema:CreativeWork
    93 sg:pub.10.1007/s12555-009-0101-3 schema:sameAs https://app.dimensions.ai/details/publication/pub.1020317847
    94 https://doi.org/10.1007/s12555-009-0101-3
    95 rdf:type schema:CreativeWork
    96 grid-institutes:grid.412773.4 schema:alternateName Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan
    97 schema:name Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan
    98 rdf:type schema:Organization
     




    Preview window. Press ESC to close (or click here)


    ...