Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology View Full Text


Ontology type: schema:ScholarlyArticle     


Article Info

DATE

2014-12-23

AUTHORS

Akinori Kanasugi, Akihiko Tsukahara, Ki Ando

ABSTRACT

This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.

PAGES

593-601

References to SciGraph publications

  • 1995. A hardware genetic algorithm for the traveling salesman problem on Splash 2 in FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS
  • 2009-02. Genetic algorithm with dynamic variable number of individuals and accuracy in INTERNATIONAL JOURNAL OF CONTROL, AUTOMATION AND SYSTEMS
  • Identifiers

    URI

    http://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z

    DOI

    http://dx.doi.org/10.1007/s11047-014-9476-z

    DIMENSIONS

    https://app.dimensions.ai/details/publication/pub.1001393675


    Indexing Status Check whether this publication has been indexed by Scopus and Web Of Science using the SN Indexing Status Tool
    Incoming Citations Browse incoming citations for this publication using opencitations.net

    JSON-LD is the canonical representation for SciGraph data.

    TIP: You can open this SciGraph record using an external JSON-LD service: JSON-LD Playground Google SDTT

    [
      {
        "@context": "https://springernature.github.io/scigraph/jsonld/sgcontext.json", 
        "about": [
          {
            "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/08", 
            "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
            "name": "Information and Computing Sciences", 
            "type": "DefinedTerm"
          }, 
          {
            "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/0801", 
            "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
            "name": "Artificial Intelligence and Image Processing", 
            "type": "DefinedTerm"
          }
        ], 
        "author": [
          {
            "affiliation": {
              "alternateName": "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan", 
              "id": "http://www.grid.ac/institutes/grid.412773.4", 
              "name": [
                "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Kanasugi", 
            "givenName": "Akinori", 
            "id": "sg:person.010612270053.83", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010612270053.83"
            ], 
            "type": "Person"
          }, 
          {
            "affiliation": {
              "alternateName": "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan", 
              "id": "http://www.grid.ac/institutes/grid.412773.4", 
              "name": [
                "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Tsukahara", 
            "givenName": "Akihiko", 
            "id": "sg:person.013600172053.26", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.013600172053.26"
            ], 
            "type": "Person"
          }, 
          {
            "affiliation": {
              "alternateName": "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan", 
              "id": "http://www.grid.ac/institutes/grid.412773.4", 
              "name": [
                "Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan"
              ], 
              "type": "Organization"
            }, 
            "familyName": "Ando", 
            "givenName": "Ki", 
            "id": "sg:person.0662121764.07", 
            "sameAs": [
              "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.0662121764.07"
            ], 
            "type": "Person"
          }
        ], 
        "citation": [
          {
            "id": "sg:pub.10.1007/s12555-009-0101-3", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1020317847", 
              "https://doi.org/10.1007/s12555-009-0101-3"
            ], 
            "type": "CreativeWork"
          }, 
          {
            "id": "sg:pub.10.1007/3-540-60294-1_129", 
            "sameAs": [
              "https://app.dimensions.ai/details/publication/pub.1040225082", 
              "https://doi.org/10.1007/3-540-60294-1_129"
            ], 
            "type": "CreativeWork"
          }
        ], 
        "datePublished": "2014-12-23", 
        "datePublishedReg": "2014-12-23", 
        "description": "This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.", 
        "genre": "article", 
        "id": "sg:pub.10.1007/s11047-014-9476-z", 
        "inLanguage": "en", 
        "isAccessibleForFree": false, 
        "isPartOf": [
          {
            "id": "sg:journal.1033918", 
            "issn": [
              "1567-7818", 
              "1572-9796"
            ], 
            "name": "Natural Computing", 
            "publisher": "Springer Nature", 
            "type": "Periodical"
          }, 
          {
            "issueNumber": "4", 
            "type": "PublicationIssue"
          }, 
          {
            "type": "PublicationVolume", 
            "volumeNumber": "14"
          }
        ], 
        "keywords": [
          "dynamic reconfiguration technology", 
          "evolutionary algorithm", 
          "hardware implementation", 
          "reconfiguration technology", 
          "dynamic reconfiguration", 
          "algorithm", 
          "processors", 
          "paper two types", 
          "implementation", 
          "technology", 
          "VHDL", 
          "reconfiguration", 
          "effectiveness", 
          "two types", 
          "circuit", 
          "types", 
          "paper"
        ], 
        "name": "Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology", 
        "pagination": "593-601", 
        "productId": [
          {
            "name": "dimensions_id", 
            "type": "PropertyValue", 
            "value": [
              "pub.1001393675"
            ]
          }, 
          {
            "name": "doi", 
            "type": "PropertyValue", 
            "value": [
              "10.1007/s11047-014-9476-z"
            ]
          }
        ], 
        "sameAs": [
          "https://doi.org/10.1007/s11047-014-9476-z", 
          "https://app.dimensions.ai/details/publication/pub.1001393675"
        ], 
        "sdDataset": "articles", 
        "sdDatePublished": "2022-05-20T07:29", 
        "sdLicense": "https://scigraph.springernature.com/explorer/license/", 
        "sdPublisher": {
          "name": "Springer Nature - SN SciGraph project", 
          "type": "Organization"
        }, 
        "sdSource": "s3://com-springernature-scigraph/baseset/20220519/entities/gbq_results/article/article_619.jsonl", 
        "type": "ScholarlyArticle", 
        "url": "https://doi.org/10.1007/s11047-014-9476-z"
      }
    ]
     

    Download the RDF metadata as:  json-ld nt turtle xml License info

    HOW TO GET THIS DATA PROGRAMMATICALLY:

    JSON-LD is a popular format for linked data which is fully compatible with JSON.

    curl -H 'Accept: application/ld+json' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'

    N-Triples is a line-based linked data format ideal for batch operations.

    curl -H 'Accept: application/n-triples' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'

    Turtle is a human-readable linked data format.

    curl -H 'Accept: text/turtle' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'

    RDF/XML is a standard XML format for linked data.

    curl -H 'Accept: application/rdf+xml' 'https://scigraph.springernature.com/pub.10.1007/s11047-014-9476-z'


     

    This table displays all metadata directly associated to this object as RDF triples.

    97 TRIPLES      22 PREDICATES      44 URIs      34 LITERALS      6 BLANK NODES

    Subject Predicate Object
    1 sg:pub.10.1007/s11047-014-9476-z schema:about anzsrc-for:08
    2 anzsrc-for:0801
    3 schema:author N155ad61c2d8249b3afedfa47ad65d000
    4 schema:citation sg:pub.10.1007/3-540-60294-1_129
    5 sg:pub.10.1007/s12555-009-0101-3
    6 schema:datePublished 2014-12-23
    7 schema:datePublishedReg 2014-12-23
    8 schema:description This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.
    9 schema:genre article
    10 schema:inLanguage en
    11 schema:isAccessibleForFree false
    12 schema:isPartOf N4f11c202068a4ec5a8de7f0d817b0503
    13 N60be76d21099417eb4a374985d8275be
    14 sg:journal.1033918
    15 schema:keywords VHDL
    16 algorithm
    17 circuit
    18 dynamic reconfiguration
    19 dynamic reconfiguration technology
    20 effectiveness
    21 evolutionary algorithm
    22 hardware implementation
    23 implementation
    24 paper
    25 paper two types
    26 processors
    27 reconfiguration
    28 reconfiguration technology
    29 technology
    30 two types
    31 types
    32 schema:name Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology
    33 schema:pagination 593-601
    34 schema:productId N2e13d9f9321b4cdd967c575b0aa12752
    35 N332c8996916441818c129e996b6dd805
    36 schema:sameAs https://app.dimensions.ai/details/publication/pub.1001393675
    37 https://doi.org/10.1007/s11047-014-9476-z
    38 schema:sdDatePublished 2022-05-20T07:29
    39 schema:sdLicense https://scigraph.springernature.com/explorer/license/
    40 schema:sdPublisher Ne09427010a8a454788260319a905eeaf
    41 schema:url https://doi.org/10.1007/s11047-014-9476-z
    42 sgo:license sg:explorer/license/
    43 sgo:sdDataset articles
    44 rdf:type schema:ScholarlyArticle
    45 N155ad61c2d8249b3afedfa47ad65d000 rdf:first sg:person.010612270053.83
    46 rdf:rest N43f50f1409d643de977f03275e75b0ae
    47 N2e13d9f9321b4cdd967c575b0aa12752 schema:name doi
    48 schema:value 10.1007/s11047-014-9476-z
    49 rdf:type schema:PropertyValue
    50 N332c8996916441818c129e996b6dd805 schema:name dimensions_id
    51 schema:value pub.1001393675
    52 rdf:type schema:PropertyValue
    53 N43f50f1409d643de977f03275e75b0ae rdf:first sg:person.013600172053.26
    54 rdf:rest N642369aa82234d1582e8ddcf549ea981
    55 N4f11c202068a4ec5a8de7f0d817b0503 schema:issueNumber 4
    56 rdf:type schema:PublicationIssue
    57 N60be76d21099417eb4a374985d8275be schema:volumeNumber 14
    58 rdf:type schema:PublicationVolume
    59 N642369aa82234d1582e8ddcf549ea981 rdf:first sg:person.0662121764.07
    60 rdf:rest rdf:nil
    61 Ne09427010a8a454788260319a905eeaf schema:name Springer Nature - SN SciGraph project
    62 rdf:type schema:Organization
    63 anzsrc-for:08 schema:inDefinedTermSet anzsrc-for:
    64 schema:name Information and Computing Sciences
    65 rdf:type schema:DefinedTerm
    66 anzsrc-for:0801 schema:inDefinedTermSet anzsrc-for:
    67 schema:name Artificial Intelligence and Image Processing
    68 rdf:type schema:DefinedTerm
    69 sg:journal.1033918 schema:issn 1567-7818
    70 1572-9796
    71 schema:name Natural Computing
    72 schema:publisher Springer Nature
    73 rdf:type schema:Periodical
    74 sg:person.010612270053.83 schema:affiliation grid-institutes:grid.412773.4
    75 schema:familyName Kanasugi
    76 schema:givenName Akinori
    77 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010612270053.83
    78 rdf:type schema:Person
    79 sg:person.013600172053.26 schema:affiliation grid-institutes:grid.412773.4
    80 schema:familyName Tsukahara
    81 schema:givenName Akihiko
    82 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.013600172053.26
    83 rdf:type schema:Person
    84 sg:person.0662121764.07 schema:affiliation grid-institutes:grid.412773.4
    85 schema:familyName Ando
    86 schema:givenName Ki
    87 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.0662121764.07
    88 rdf:type schema:Person
    89 sg:pub.10.1007/3-540-60294-1_129 schema:sameAs https://app.dimensions.ai/details/publication/pub.1040225082
    90 https://doi.org/10.1007/3-540-60294-1_129
    91 rdf:type schema:CreativeWork
    92 sg:pub.10.1007/s12555-009-0101-3 schema:sameAs https://app.dimensions.ai/details/publication/pub.1020317847
    93 https://doi.org/10.1007/s12555-009-0101-3
    94 rdf:type schema:CreativeWork
    95 grid-institutes:grid.412773.4 schema:alternateName Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan
    96 schema:name Department of Electrical and Electronic Engineering, Tokyo Denki University, Senju-Asahicho 5, 120-8551, Adachi-ku, Tokyo, Japan
    97 rdf:type schema:Organization
     




    Preview window. Press ESC to close (or click here)


    ...