Testing a High-Speed Data Path The Design of the RSAβ Crypto Chip View Full Text


Ontology type: schema:Chapter      Open Access: True


Chapter Info

DATE

1996

AUTHORS

Wolfgang Mayerwieser , Karl C. Posch , Reinhard Posch , Volker Schindler

ABSTRACT

High speed devices for public key cryptography are of emerging interest. For this reason, the RSAa crypto chip was designed. It is an architecture capable of performing fast RSA encryption and other cryptographic algorithms based on modulo multiplication. Besides the modulo multiplication algorithm called FastMM, the reasons for its high computation speed are the As Parallel As Possible APAP architecture, as well as the high operation frequency. The RSAα crypto chip also contains on-chip RAM and a special-purpose control logic, enabling special features like encrypted key loading. However, this control mechanism influences to some extend testability of the MM data path which is the heart of the chip. For this reason, the RSAβ crypto chip has been designed to be able to evaluate the behaviour of the pure MM data path. In the following, we describe the strategies used with the RSAβ crypto chip for testing the MM data path under realistical conditions. In this context, analyzing control signal flow turns out to be the key action. More... »

PAGES

728-743

Book

TITLE

J.UCS The Journal of Universal Computer Science

ISBN

978-3-642-80352-9
978-3-642-80350-5

Author Affiliations

Identifiers

URI

http://scigraph.springernature.com/pub.10.1007/978-3-642-80350-5_62

DOI

http://dx.doi.org/10.1007/978-3-642-80350-5_62

DIMENSIONS

https://app.dimensions.ai/details/publication/pub.1044671704


Indexing Status Check whether this publication has been indexed by Scopus and Web Of Science using the SN Indexing Status Tool
Incoming Citations Browse incoming citations for this publication using opencitations.net

JSON-LD is the canonical representation for SciGraph data.

TIP: You can open this SciGraph record using an external JSON-LD service: JSON-LD Playground Google SDTT

[
  {
    "@context": "https://springernature.github.io/scigraph/jsonld/sgcontext.json", 
    "about": [
      {
        "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/0802", 
        "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
        "name": "Computation Theory and Mathematics", 
        "type": "DefinedTerm"
      }, 
      {
        "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/08", 
        "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
        "name": "Information and Computing Sciences", 
        "type": "DefinedTerm"
      }
    ], 
    "author": [
      {
        "affiliation": {
          "alternateName": "Graz University of Technology", 
          "id": "https://www.grid.ac/institutes/grid.410413.3", 
          "name": [
            "Graz University of Technology, Austria"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Mayerwieser", 
        "givenName": "Wolfgang", 
        "id": "sg:person.014075730045.50", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.014075730045.50"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "Graz University of Technology", 
          "id": "https://www.grid.ac/institutes/grid.410413.3", 
          "name": [
            "Graz University of Technology, Austria"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Posch", 
        "givenName": "Karl C.", 
        "id": "sg:person.013270133353.59", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.013270133353.59"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "Graz University of Technology", 
          "id": "https://www.grid.ac/institutes/grid.410413.3", 
          "name": [
            "Graz University of Technology, Austria"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Posch", 
        "givenName": "Reinhard", 
        "id": "sg:person.011236005071.18", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.011236005071.18"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "Graz University of Technology", 
          "id": "https://www.grid.ac/institutes/grid.410413.3", 
          "name": [
            "Graz University of Technology, Austria"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Schindler", 
        "givenName": "Volker", 
        "id": "sg:person.016256035353.67", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016256035353.67"
        ], 
        "type": "Person"
      }
    ], 
    "citation": [
      {
        "id": "https://doi.org/10.1016/0165-6074(90)90004-s", 
        "sameAs": [
          "https://app.dimensions.ai/details/publication/pub.1009964316"
        ], 
        "type": "CreativeWork"
      }, 
      {
        "id": "https://doi.org/10.1016/0165-6074(90)90004-s", 
        "sameAs": [
          "https://app.dimensions.ai/details/publication/pub.1009964316"
        ], 
        "type": "CreativeWork"
      }, 
      {
        "id": "https://doi.org/10.1090/s0025-5718-1985-0777282-x", 
        "sameAs": [
          "https://app.dimensions.ai/details/publication/pub.1041482767"
        ], 
        "type": "CreativeWork"
      }
    ], 
    "datePublished": "1996", 
    "datePublishedReg": "1996-01-01", 
    "description": "High speed devices for public key cryptography are of emerging interest. For this reason, the RSAa crypto chip was designed. It is an architecture capable of performing fast RSA encryption and other cryptographic algorithms based on modulo multiplication. Besides the modulo multiplication algorithm called FastMM, the reasons for its high computation speed are the As Parallel As Possible APAP architecture, as well as the high operation frequency. The RSA\u03b1 crypto chip also contains on-chip RAM and a special-purpose control logic, enabling special features like encrypted key loading. However, this control mechanism influences to some extend testability of the MM data path which is the heart of the chip. For this reason, the RSA\u03b2 crypto chip has been designed to be able to evaluate the behaviour of the pure MM data path. In the following, we describe the strategies used with the RSA\u03b2 crypto chip for testing the MM data path under realistical conditions. In this context, analyzing control signal flow turns out to be the key action.", 
    "editor": [
      {
        "familyName": "Maurer", 
        "givenName": "Hermann", 
        "type": "Person"
      }, 
      {
        "familyName": "Calude", 
        "givenName": "Cristian", 
        "type": "Person"
      }, 
      {
        "familyName": "Salomaa", 
        "givenName": "Arto", 
        "type": "Person"
      }
    ], 
    "genre": "chapter", 
    "id": "sg:pub.10.1007/978-3-642-80350-5_62", 
    "inLanguage": [
      "en"
    ], 
    "isAccessibleForFree": true, 
    "isPartOf": {
      "isbn": [
        "978-3-642-80352-9", 
        "978-3-642-80350-5"
      ], 
      "name": "J.UCS The Journal of Universal Computer Science", 
      "type": "Book"
    }, 
    "name": "Testing a High-Speed Data Path The Design of the RSA\u03b2 Crypto Chip", 
    "pagination": "728-743", 
    "productId": [
      {
        "name": "doi", 
        "type": "PropertyValue", 
        "value": [
          "10.1007/978-3-642-80350-5_62"
        ]
      }, 
      {
        "name": "readcube_id", 
        "type": "PropertyValue", 
        "value": [
          "d4c9e04fb764d61a449d12a6906ae261e2704662addd1fdabcf2fb364f3912f6"
        ]
      }, 
      {
        "name": "dimensions_id", 
        "type": "PropertyValue", 
        "value": [
          "pub.1044671704"
        ]
      }
    ], 
    "publisher": {
      "location": "Berlin, Heidelberg", 
      "name": "Springer Berlin Heidelberg", 
      "type": "Organisation"
    }, 
    "sameAs": [
      "https://doi.org/10.1007/978-3-642-80350-5_62", 
      "https://app.dimensions.ai/details/publication/pub.1044671704"
    ], 
    "sdDataset": "chapters", 
    "sdDatePublished": "2019-04-15T12:34", 
    "sdLicense": "https://scigraph.springernature.com/explorer/license/", 
    "sdPublisher": {
      "name": "Springer Nature - SN SciGraph project", 
      "type": "Organization"
    }, 
    "sdSource": "s3://com-uberresearch-data-dimensions-target-20181106-alternative/cleanup/v134/2549eaecd7973599484d7c17b260dba0a4ecb94b/merge/v9/a6c9fde33151104705d4d7ff012ea9563521a3ce/jats-lookup/v90/0000000001_0000000264/records_8663_00000271.jsonl", 
    "type": "Chapter", 
    "url": "http://link.springer.com/10.1007/978-3-642-80350-5_62"
  }
]
 

Download the RDF metadata as:  json-ld nt turtle xml License info

HOW TO GET THIS DATA PROGRAMMATICALLY:

JSON-LD is a popular format for linked data which is fully compatible with JSON.

curl -H 'Accept: application/ld+json' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-80350-5_62'

N-Triples is a line-based linked data format ideal for batch operations.

curl -H 'Accept: application/n-triples' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-80350-5_62'

Turtle is a human-readable linked data format.

curl -H 'Accept: text/turtle' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-80350-5_62'

RDF/XML is a standard XML format for linked data.

curl -H 'Accept: application/rdf+xml' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-80350-5_62'


 

This table displays all metadata directly associated to this object as RDF triples.

102 TRIPLES      23 PREDICATES      29 URIs      20 LITERALS      8 BLANK NODES

Subject Predicate Object
1 sg:pub.10.1007/978-3-642-80350-5_62 schema:about anzsrc-for:08
2 anzsrc-for:0802
3 schema:author Naf97574ee5cb45658e75ced46b605d6f
4 schema:citation https://doi.org/10.1016/0165-6074(90)90004-s
5 https://doi.org/10.1090/s0025-5718-1985-0777282-x
6 schema:datePublished 1996
7 schema:datePublishedReg 1996-01-01
8 schema:description High speed devices for public key cryptography are of emerging interest. For this reason, the RSAa crypto chip was designed. It is an architecture capable of performing fast RSA encryption and other cryptographic algorithms based on modulo multiplication. Besides the modulo multiplication algorithm called FastMM, the reasons for its high computation speed are the As Parallel As Possible APAP architecture, as well as the high operation frequency. The RSAα crypto chip also contains on-chip RAM and a special-purpose control logic, enabling special features like encrypted key loading. However, this control mechanism influences to some extend testability of the MM data path which is the heart of the chip. For this reason, the RSAβ crypto chip has been designed to be able to evaluate the behaviour of the pure MM data path. In the following, we describe the strategies used with the RSAβ crypto chip for testing the MM data path under realistical conditions. In this context, analyzing control signal flow turns out to be the key action.
9 schema:editor N8bf28ebb186a454eb84d793cbdf40965
10 schema:genre chapter
11 schema:inLanguage en
12 schema:isAccessibleForFree true
13 schema:isPartOf Nb9129e9dcb274d30b448768fb24e2d90
14 schema:name Testing a High-Speed Data Path The Design of the RSAβ Crypto Chip
15 schema:pagination 728-743
16 schema:productId N30d0b31c4ac2415c933ccdb0ea4ff70c
17 N390927f37f1a497485e44a0b95c9c491
18 Nf2b1be896137433895e4c57b65db5fbf
19 schema:publisher Nd303ce9a16bf4dca8c8cb234870afe8f
20 schema:sameAs https://app.dimensions.ai/details/publication/pub.1044671704
21 https://doi.org/10.1007/978-3-642-80350-5_62
22 schema:sdDatePublished 2019-04-15T12:34
23 schema:sdLicense https://scigraph.springernature.com/explorer/license/
24 schema:sdPublisher Nf97ca8cab6e44328aed57585e34eac9d
25 schema:url http://link.springer.com/10.1007/978-3-642-80350-5_62
26 sgo:license sg:explorer/license/
27 sgo:sdDataset chapters
28 rdf:type schema:Chapter
29 N07514b639cbc42dbbacd16d9a24214e5 rdf:first sg:person.013270133353.59
30 rdf:rest N799c7a1764024009b5fe08889091a298
31 N30d0b31c4ac2415c933ccdb0ea4ff70c schema:name readcube_id
32 schema:value d4c9e04fb764d61a449d12a6906ae261e2704662addd1fdabcf2fb364f3912f6
33 rdf:type schema:PropertyValue
34 N390927f37f1a497485e44a0b95c9c491 schema:name dimensions_id
35 schema:value pub.1044671704
36 rdf:type schema:PropertyValue
37 N40430a4b3631404086acf8930609c7c1 schema:familyName Calude
38 schema:givenName Cristian
39 rdf:type schema:Person
40 N41a0693aa8844ee9af21498b66877653 rdf:first sg:person.016256035353.67
41 rdf:rest rdf:nil
42 N799c7a1764024009b5fe08889091a298 rdf:first sg:person.011236005071.18
43 rdf:rest N41a0693aa8844ee9af21498b66877653
44 N89a3092a0843461a9bea8096920ac9d9 rdf:first N40430a4b3631404086acf8930609c7c1
45 rdf:rest Nc754f348be0e43da9ec7d01f1bba30bb
46 N8bf28ebb186a454eb84d793cbdf40965 rdf:first Ne645f77d1fee4bcca455d164be6cbbc8
47 rdf:rest N89a3092a0843461a9bea8096920ac9d9
48 Naf97574ee5cb45658e75ced46b605d6f rdf:first sg:person.014075730045.50
49 rdf:rest N07514b639cbc42dbbacd16d9a24214e5
50 Nb9129e9dcb274d30b448768fb24e2d90 schema:isbn 978-3-642-80350-5
51 978-3-642-80352-9
52 schema:name J.UCS The Journal of Universal Computer Science
53 rdf:type schema:Book
54 Nc27ac092283747fc8607579dbbcf6c56 schema:familyName Salomaa
55 schema:givenName Arto
56 rdf:type schema:Person
57 Nc754f348be0e43da9ec7d01f1bba30bb rdf:first Nc27ac092283747fc8607579dbbcf6c56
58 rdf:rest rdf:nil
59 Nd303ce9a16bf4dca8c8cb234870afe8f schema:location Berlin, Heidelberg
60 schema:name Springer Berlin Heidelberg
61 rdf:type schema:Organisation
62 Ne645f77d1fee4bcca455d164be6cbbc8 schema:familyName Maurer
63 schema:givenName Hermann
64 rdf:type schema:Person
65 Nf2b1be896137433895e4c57b65db5fbf schema:name doi
66 schema:value 10.1007/978-3-642-80350-5_62
67 rdf:type schema:PropertyValue
68 Nf97ca8cab6e44328aed57585e34eac9d schema:name Springer Nature - SN SciGraph project
69 rdf:type schema:Organization
70 anzsrc-for:08 schema:inDefinedTermSet anzsrc-for:
71 schema:name Information and Computing Sciences
72 rdf:type schema:DefinedTerm
73 anzsrc-for:0802 schema:inDefinedTermSet anzsrc-for:
74 schema:name Computation Theory and Mathematics
75 rdf:type schema:DefinedTerm
76 sg:person.011236005071.18 schema:affiliation https://www.grid.ac/institutes/grid.410413.3
77 schema:familyName Posch
78 schema:givenName Reinhard
79 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.011236005071.18
80 rdf:type schema:Person
81 sg:person.013270133353.59 schema:affiliation https://www.grid.ac/institutes/grid.410413.3
82 schema:familyName Posch
83 schema:givenName Karl C.
84 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.013270133353.59
85 rdf:type schema:Person
86 sg:person.014075730045.50 schema:affiliation https://www.grid.ac/institutes/grid.410413.3
87 schema:familyName Mayerwieser
88 schema:givenName Wolfgang
89 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.014075730045.50
90 rdf:type schema:Person
91 sg:person.016256035353.67 schema:affiliation https://www.grid.ac/institutes/grid.410413.3
92 schema:familyName Schindler
93 schema:givenName Volker
94 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016256035353.67
95 rdf:type schema:Person
96 https://doi.org/10.1016/0165-6074(90)90004-s schema:sameAs https://app.dimensions.ai/details/publication/pub.1009964316
97 rdf:type schema:CreativeWork
98 https://doi.org/10.1090/s0025-5718-1985-0777282-x schema:sameAs https://app.dimensions.ai/details/publication/pub.1041482767
99 rdf:type schema:CreativeWork
100 https://www.grid.ac/institutes/grid.410413.3 schema:alternateName Graz University of Technology
101 schema:name Graz University of Technology, Austria
102 rdf:type schema:Organization
 




Preview window. Press ESC to close (or click here)


...