A Reversible Processor Architecture and Its Reversible Logic Design View Full Text


Ontology type: schema:Chapter     


Chapter Info

DATE

2012

AUTHORS

Michael Kirkedal Thomsen , Holger Bock Axelsen , Robert Glück

ABSTRACT

We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system. More... »

PAGES

30-42

Identifiers

URI

http://scigraph.springernature.com/pub.10.1007/978-3-642-29517-1_3

DOI

http://dx.doi.org/10.1007/978-3-642-29517-1_3

DIMENSIONS

https://app.dimensions.ai/details/publication/pub.1000285532


Indexing Status Check whether this publication has been indexed by Scopus and Web Of Science using the SN Indexing Status Tool
Incoming Citations Browse incoming citations for this publication using opencitations.net

JSON-LD is the canonical representation for SciGraph data.

TIP: You can open this SciGraph record using an external JSON-LD service: JSON-LD Playground Google SDTT

[
  {
    "@context": "https://springernature.github.io/scigraph/jsonld/sgcontext.json", 
    "about": [
      {
        "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/08", 
        "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
        "name": "Information and Computing Sciences", 
        "type": "DefinedTerm"
      }, 
      {
        "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/0803", 
        "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
        "name": "Computer Software", 
        "type": "DefinedTerm"
      }
    ], 
    "author": [
      {
        "affiliation": {
          "alternateName": "DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark", 
          "id": "http://www.grid.ac/institutes/grid.5254.6", 
          "name": [
            "DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Thomsen", 
        "givenName": "Michael Kirkedal", 
        "id": "sg:person.015013323443.10", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.015013323443.10"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark", 
          "id": "http://www.grid.ac/institutes/grid.5254.6", 
          "name": [
            "DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Axelsen", 
        "givenName": "Holger Bock", 
        "id": "sg:person.015546427711.73", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.015546427711.73"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark", 
          "id": "http://www.grid.ac/institutes/grid.5254.6", 
          "name": [
            "DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Gl\u00fcck", 
        "givenName": "Robert", 
        "id": "sg:person.010754010217.31", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010754010217.31"
        ], 
        "type": "Person"
      }
    ], 
    "datePublished": "2012", 
    "datePublishedReg": "2012-01-01", 
    "description": "We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system.", 
    "editor": [
      {
        "familyName": "De Vos", 
        "givenName": "Alexis", 
        "type": "Person"
      }, 
      {
        "familyName": "Wille", 
        "givenName": "Robert", 
        "type": "Person"
      }
    ], 
    "genre": "chapter", 
    "id": "sg:pub.10.1007/978-3-642-29517-1_3", 
    "inLanguage": "en", 
    "isAccessibleForFree": false, 
    "isPartOf": {
      "isbn": [
        "978-3-642-29516-4", 
        "978-3-642-29517-1"
      ], 
      "name": "Reversible Computation", 
      "type": "Book"
    }, 
    "keywords": [
      "computing architectures", 
      "instruction set", 
      "reversible computing systems", 
      "reversible programming language", 
      "computing systems", 
      "programming language", 
      "processor architecture", 
      "address calculation", 
      "architecture", 
      "control logic", 
      "logic design", 
      "reversible logic design", 
      "compiler", 
      "set", 
      "design", 
      "special features", 
      "logic", 
      "language", 
      "ISA", 
      "Bob", 
      "system", 
      "features", 
      "core", 
      "target", 
      "calculations", 
      "paper", 
      "reversible computing architecture", 
      "BobISA", 
      "invertible instruction set", 
      "reversible control logic", 
      "complete reversible computing architecture", 
      "programmable reversible computing system", 
      "Reversible Processor Architecture"
    ], 
    "name": "A Reversible Processor Architecture and Its Reversible Logic Design", 
    "pagination": "30-42", 
    "productId": [
      {
        "name": "dimensions_id", 
        "type": "PropertyValue", 
        "value": [
          "pub.1000285532"
        ]
      }, 
      {
        "name": "doi", 
        "type": "PropertyValue", 
        "value": [
          "10.1007/978-3-642-29517-1_3"
        ]
      }
    ], 
    "publisher": {
      "name": "Springer Nature", 
      "type": "Organisation"
    }, 
    "sameAs": [
      "https://doi.org/10.1007/978-3-642-29517-1_3", 
      "https://app.dimensions.ai/details/publication/pub.1000285532"
    ], 
    "sdDataset": "chapters", 
    "sdDatePublished": "2021-12-01T20:02", 
    "sdLicense": "https://scigraph.springernature.com/explorer/license/", 
    "sdPublisher": {
      "name": "Springer Nature - SN SciGraph project", 
      "type": "Organization"
    }, 
    "sdSource": "s3://com-springernature-scigraph/baseset/20211201/entities/gbq_results/chapter/chapter_263.jsonl", 
    "type": "Chapter", 
    "url": "https://doi.org/10.1007/978-3-642-29517-1_3"
  }
]
 

Download the RDF metadata as:  json-ld nt turtle xml License info

HOW TO GET THIS DATA PROGRAMMATICALLY:

JSON-LD is a popular format for linked data which is fully compatible with JSON.

curl -H 'Accept: application/ld+json' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-29517-1_3'

N-Triples is a line-based linked data format ideal for batch operations.

curl -H 'Accept: application/n-triples' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-29517-1_3'

Turtle is a human-readable linked data format.

curl -H 'Accept: text/turtle' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-29517-1_3'

RDF/XML is a standard XML format for linked data.

curl -H 'Accept: application/rdf+xml' 'https://scigraph.springernature.com/pub.10.1007/978-3-642-29517-1_3'


 

This table displays all metadata directly associated to this object as RDF triples.

112 TRIPLES      23 PREDICATES      59 URIs      52 LITERALS      7 BLANK NODES

Subject Predicate Object
1 sg:pub.10.1007/978-3-642-29517-1_3 schema:about anzsrc-for:08
2 anzsrc-for:0803
3 schema:author N62be6145405542c9995d563ebd74eba0
4 schema:datePublished 2012
5 schema:datePublishedReg 2012-01-01
6 schema:description We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system.
7 schema:editor N4039fb9e835943f7b855706adac5fef1
8 schema:genre chapter
9 schema:inLanguage en
10 schema:isAccessibleForFree false
11 schema:isPartOf Nb5391dd0e97f47b1949b212628c51557
12 schema:keywords Bob
13 BobISA
14 ISA
15 Reversible Processor Architecture
16 address calculation
17 architecture
18 calculations
19 compiler
20 complete reversible computing architecture
21 computing architectures
22 computing systems
23 control logic
24 core
25 design
26 features
27 instruction set
28 invertible instruction set
29 language
30 logic
31 logic design
32 paper
33 processor architecture
34 programmable reversible computing system
35 programming language
36 reversible computing architecture
37 reversible computing systems
38 reversible control logic
39 reversible logic design
40 reversible programming language
41 set
42 special features
43 system
44 target
45 schema:name A Reversible Processor Architecture and Its Reversible Logic Design
46 schema:pagination 30-42
47 schema:productId N34930aae8a244e11b4e54bea09d58952
48 Nd392d14e7143411c934faa113ea97fb1
49 schema:publisher N977b8ba6d0944746acfeb628629dad89
50 schema:sameAs https://app.dimensions.ai/details/publication/pub.1000285532
51 https://doi.org/10.1007/978-3-642-29517-1_3
52 schema:sdDatePublished 2021-12-01T20:02
53 schema:sdLicense https://scigraph.springernature.com/explorer/license/
54 schema:sdPublisher N4759d650477a4af98c1d570d9da6022e
55 schema:url https://doi.org/10.1007/978-3-642-29517-1_3
56 sgo:license sg:explorer/license/
57 sgo:sdDataset chapters
58 rdf:type schema:Chapter
59 N114102e98f6446dbbdfe05de9b121102 rdf:first sg:person.015546427711.73
60 rdf:rest Nc5cf9d43da834dc8ae87fc6d3e0034dc
61 N34930aae8a244e11b4e54bea09d58952 schema:name doi
62 schema:value 10.1007/978-3-642-29517-1_3
63 rdf:type schema:PropertyValue
64 N3e467eb81d734cf39b2b91d97539a495 rdf:first N7e2937a3ce7d45b0be15343251e2e113
65 rdf:rest rdf:nil
66 N4039fb9e835943f7b855706adac5fef1 rdf:first Nd9c2b6ec197841368fc99160c3f66ea7
67 rdf:rest N3e467eb81d734cf39b2b91d97539a495
68 N4759d650477a4af98c1d570d9da6022e schema:name Springer Nature - SN SciGraph project
69 rdf:type schema:Organization
70 N62be6145405542c9995d563ebd74eba0 rdf:first sg:person.015013323443.10
71 rdf:rest N114102e98f6446dbbdfe05de9b121102
72 N7e2937a3ce7d45b0be15343251e2e113 schema:familyName Wille
73 schema:givenName Robert
74 rdf:type schema:Person
75 N977b8ba6d0944746acfeb628629dad89 schema:name Springer Nature
76 rdf:type schema:Organisation
77 Nb5391dd0e97f47b1949b212628c51557 schema:isbn 978-3-642-29516-4
78 978-3-642-29517-1
79 schema:name Reversible Computation
80 rdf:type schema:Book
81 Nc5cf9d43da834dc8ae87fc6d3e0034dc rdf:first sg:person.010754010217.31
82 rdf:rest rdf:nil
83 Nd392d14e7143411c934faa113ea97fb1 schema:name dimensions_id
84 schema:value pub.1000285532
85 rdf:type schema:PropertyValue
86 Nd9c2b6ec197841368fc99160c3f66ea7 schema:familyName De Vos
87 schema:givenName Alexis
88 rdf:type schema:Person
89 anzsrc-for:08 schema:inDefinedTermSet anzsrc-for:
90 schema:name Information and Computing Sciences
91 rdf:type schema:DefinedTerm
92 anzsrc-for:0803 schema:inDefinedTermSet anzsrc-for:
93 schema:name Computer Software
94 rdf:type schema:DefinedTerm
95 sg:person.010754010217.31 schema:affiliation grid-institutes:grid.5254.6
96 schema:familyName Glück
97 schema:givenName Robert
98 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.010754010217.31
99 rdf:type schema:Person
100 sg:person.015013323443.10 schema:affiliation grid-institutes:grid.5254.6
101 schema:familyName Thomsen
102 schema:givenName Michael Kirkedal
103 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.015013323443.10
104 rdf:type schema:Person
105 sg:person.015546427711.73 schema:affiliation grid-institutes:grid.5254.6
106 schema:familyName Axelsen
107 schema:givenName Holger Bock
108 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.015546427711.73
109 rdf:type schema:Person
110 grid-institutes:grid.5254.6 schema:alternateName DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark
111 schema:name DIKU, Department of Computer Science, University of Copenhagen, Universitetsparken 1, DK-2100, Copenhagen, Denmark
112 rdf:type schema:Organization
 




Preview window. Press ESC to close (or click here)


...