High-level condition expression transformations for design exploration View Full Text


Ontology type: schema:Chapter      Open Access: True


Chapter Info

DATE

2001

AUTHORS

Martin Palkovic , Miguel Miranda , Francky Catthoor , Diederik Verkest

ABSTRACT

Data intensive applications (i.e., multimedia) are clearly dominated by data transfer and storage issues. However, after removing the data transfer and address related bottlenecks, the control-flow mapping issues remain as important implementation overhead in a custom hardware realisation. The source of this overhead can be due to the presence of complex conditional code execution, loops or the mixed of both. In this work, we focus on optimising the behaviour of the conditional code which is dominated by complex condition test expressions. Our transformations aim in a first stage at increasing the degree of mutually exclusiveness of the initial condition trees. This step is complemented by optimising the decoding of the test expressions. In a second stage, architecture exploration is performed by trading-off at the high-level gate count against critical-path delay for the resulting code. We demonstrate the proposed transformations on a real-life driver using conventional behavioral synthesis tools as synthesis back-end. The driver selected represents the crucial timing bottleneck in a scalable architecture for MPEG-4 Wavelet Quantisation. Using our approach, we have explored in a very short time the design space at the high level and we have obtained a factor 2 reduction of the critical path with a smaller gate count overhead when compared to traditional RT or high-level synthesis based approaches, even when applied by experienced designers More... »

PAGES

56-64

Identifiers

URI

http://scigraph.springernature.com/pub.10.1007/978-1-4757-6666-0_5

DOI

http://dx.doi.org/10.1007/978-1-4757-6666-0_5

DIMENSIONS

https://app.dimensions.ai/details/publication/pub.1007759112


Indexing Status Check whether this publication has been indexed by Scopus and Web Of Science using the SN Indexing Status Tool
Incoming Citations Browse incoming citations for this publication using opencitations.net

JSON-LD is the canonical representation for SciGraph data.

TIP: You can open this SciGraph record using an external JSON-LD service: JSON-LD Playground Google SDTT

[
  {
    "@context": "https://springernature.github.io/scigraph/jsonld/sgcontext.json", 
    "about": [
      {
        "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/0801", 
        "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
        "name": "Artificial Intelligence and Image Processing", 
        "type": "DefinedTerm"
      }, 
      {
        "id": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/08", 
        "inDefinedTermSet": "http://purl.org/au-research/vocabulary/anzsrc-for/2008/", 
        "name": "Information and Computing Sciences", 
        "type": "DefinedTerm"
      }
    ], 
    "author": [
      {
        "affiliation": {
          "alternateName": "Slovak University of Technology in Bratislava", 
          "id": "https://www.grid.ac/institutes/grid.440789.6", 
          "name": [
            "Department of Microelectronics, Faculty of Electrical Engineering and Information Technology, Slovak Univ. of Technology, Bratislava, Slovakia"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Palkovic", 
        "givenName": "Martin", 
        "id": "sg:person.016677375531.08", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016677375531.08"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "Interuniversity Microelectronics Centre", 
          "id": "https://www.grid.ac/institutes/grid.15762.37", 
          "name": [
            "IMEC Lab., Kapeldreef 75, 3001\u00a0Leuven, Belgium"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Miranda", 
        "givenName": "Miguel", 
        "id": "sg:person.016404514221.97", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016404514221.97"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "KU Leuven", 
          "id": "https://www.grid.ac/institutes/grid.5596.f", 
          "name": [
            "Katholieke Univ., Leuven, Belgium"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Catthoor", 
        "givenName": "Francky", 
        "id": "sg:person.014315547402.83", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.014315547402.83"
        ], 
        "type": "Person"
      }, 
      {
        "affiliation": {
          "alternateName": "Interuniversity Microelectronics Centre", 
          "id": "https://www.grid.ac/institutes/grid.15762.37", 
          "name": [
            "IMEC Lab., Kapeldreef 75, 3001\u00a0Leuven, Belgium"
          ], 
          "type": "Organization"
        }, 
        "familyName": "Verkest", 
        "givenName": "Diederik", 
        "id": "sg:person.016605150733.60", 
        "sameAs": [
          "https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016605150733.60"
        ], 
        "type": "Person"
      }
    ], 
    "datePublished": "2001", 
    "datePublishedReg": "2001-01-01", 
    "description": "Data intensive applications (i.e., multimedia) are clearly dominated by data transfer and storage issues. However, after removing the data transfer and address related bottlenecks, the control-flow mapping issues remain as important implementation overhead in a custom hardware realisation. The source of this overhead can be due to the presence of complex conditional code execution, loops or the mixed of both. In this work, we focus on optimising the behaviour of the conditional code which is dominated by complex condition test expressions. Our transformations aim in a first stage at increasing the degree of mutually exclusiveness of the initial condition trees. This step is complemented by optimising the decoding of the test expressions. In a second stage, architecture exploration is performed by trading-off at the high-level gate count against critical-path delay for the resulting code. We demonstrate the proposed transformations on a real-life driver using conventional behavioral synthesis tools as synthesis back-end. The driver selected represents the crucial timing bottleneck in a scalable architecture for MPEG-4 Wavelet Quantisation. Using our approach, we have explored in a very short time the design space at the high level and we have obtained a factor 2 reduction of the critical path with a smaller gate count overhead when compared to traditional RT or high-level synthesis based approaches, even when applied by experienced designers", 
    "editor": [
      {
        "familyName": "Merker", 
        "givenName": "Renate", 
        "type": "Person"
      }, 
      {
        "familyName": "Schwarz", 
        "givenName": "Wolfgang", 
        "type": "Person"
      }
    ], 
    "genre": "chapter", 
    "id": "sg:pub.10.1007/978-1-4757-6666-0_5", 
    "inLanguage": [
      "en"
    ], 
    "isAccessibleForFree": true, 
    "isPartOf": {
      "isbn": [
        "978-1-4419-4886-1", 
        "978-1-4757-6666-0"
      ], 
      "name": "System Design Automation", 
      "type": "Book"
    }, 
    "name": "High-level condition expression transformations for design exploration", 
    "pagination": "56-64", 
    "productId": [
      {
        "name": "doi", 
        "type": "PropertyValue", 
        "value": [
          "10.1007/978-1-4757-6666-0_5"
        ]
      }, 
      {
        "name": "readcube_id", 
        "type": "PropertyValue", 
        "value": [
          "24f5753a372bd0928b9778218cd508571ad8ead69e4ece35b8c53bc1ef685428"
        ]
      }, 
      {
        "name": "dimensions_id", 
        "type": "PropertyValue", 
        "value": [
          "pub.1007759112"
        ]
      }
    ], 
    "publisher": {
      "location": "Boston, MA", 
      "name": "Springer US", 
      "type": "Organisation"
    }, 
    "sameAs": [
      "https://doi.org/10.1007/978-1-4757-6666-0_5", 
      "https://app.dimensions.ai/details/publication/pub.1007759112"
    ], 
    "sdDataset": "chapters", 
    "sdDatePublished": "2019-04-15T17:55", 
    "sdLicense": "https://scigraph.springernature.com/explorer/license/", 
    "sdPublisher": {
      "name": "Springer Nature - SN SciGraph project", 
      "type": "Organization"
    }, 
    "sdSource": "s3://com-uberresearch-data-dimensions-target-20181106-alternative/cleanup/v134/2549eaecd7973599484d7c17b260dba0a4ecb94b/merge/v9/a6c9fde33151104705d4d7ff012ea9563521a3ce/jats-lookup/v90/0000000001_0000000264/records_8681_00000013.jsonl", 
    "type": "Chapter", 
    "url": "http://link.springer.com/10.1007/978-1-4757-6666-0_5"
  }
]
 

Download the RDF metadata as:  json-ld nt turtle xml License info

HOW TO GET THIS DATA PROGRAMMATICALLY:

JSON-LD is a popular format for linked data which is fully compatible with JSON.

curl -H 'Accept: application/ld+json' 'https://scigraph.springernature.com/pub.10.1007/978-1-4757-6666-0_5'

N-Triples is a line-based linked data format ideal for batch operations.

curl -H 'Accept: application/n-triples' 'https://scigraph.springernature.com/pub.10.1007/978-1-4757-6666-0_5'

Turtle is a human-readable linked data format.

curl -H 'Accept: text/turtle' 'https://scigraph.springernature.com/pub.10.1007/978-1-4757-6666-0_5'

RDF/XML is a standard XML format for linked data.

curl -H 'Accept: application/rdf+xml' 'https://scigraph.springernature.com/pub.10.1007/978-1-4757-6666-0_5'


 

This table displays all metadata directly associated to this object as RDF triples.

97 TRIPLES      22 PREDICATES      27 URIs      20 LITERALS      8 BLANK NODES

Subject Predicate Object
1 sg:pub.10.1007/978-1-4757-6666-0_5 schema:about anzsrc-for:08
2 anzsrc-for:0801
3 schema:author Nabfe81ecde654cb6b71c647077380735
4 schema:datePublished 2001
5 schema:datePublishedReg 2001-01-01
6 schema:description Data intensive applications (i.e., multimedia) are clearly dominated by data transfer and storage issues. However, after removing the data transfer and address related bottlenecks, the control-flow mapping issues remain as important implementation overhead in a custom hardware realisation. The source of this overhead can be due to the presence of complex conditional code execution, loops or the mixed of both. In this work, we focus on optimising the behaviour of the conditional code which is dominated by complex condition test expressions. Our transformations aim in a first stage at increasing the degree of mutually exclusiveness of the initial condition trees. This step is complemented by optimising the decoding of the test expressions. In a second stage, architecture exploration is performed by trading-off at the high-level gate count against critical-path delay for the resulting code. We demonstrate the proposed transformations on a real-life driver using conventional behavioral synthesis tools as synthesis back-end. The driver selected represents the crucial timing bottleneck in a scalable architecture for MPEG-4 Wavelet Quantisation. Using our approach, we have explored in a very short time the design space at the high level and we have obtained a factor 2 reduction of the critical path with a smaller gate count overhead when compared to traditional RT or high-level synthesis based approaches, even when applied by experienced designers
7 schema:editor Ne254de2316bb47a09d5038e3e208f6c5
8 schema:genre chapter
9 schema:inLanguage en
10 schema:isAccessibleForFree true
11 schema:isPartOf N630fc254ea2e44f2b597be26a16dff7b
12 schema:name High-level condition expression transformations for design exploration
13 schema:pagination 56-64
14 schema:productId N13114199c8bd43a1a6cc075b6d4765bc
15 N1acaf894dc47481aaf352dbd85c93d31
16 Nc01e53e3bfbb465090f636945078a8b8
17 schema:publisher N23cde2f220c54713874a3a2630c6ae0c
18 schema:sameAs https://app.dimensions.ai/details/publication/pub.1007759112
19 https://doi.org/10.1007/978-1-4757-6666-0_5
20 schema:sdDatePublished 2019-04-15T17:55
21 schema:sdLicense https://scigraph.springernature.com/explorer/license/
22 schema:sdPublisher N29127e91e0824789b1dd900070335c04
23 schema:url http://link.springer.com/10.1007/978-1-4757-6666-0_5
24 sgo:license sg:explorer/license/
25 sgo:sdDataset chapters
26 rdf:type schema:Chapter
27 N13114199c8bd43a1a6cc075b6d4765bc schema:name dimensions_id
28 schema:value pub.1007759112
29 rdf:type schema:PropertyValue
30 N1acaf894dc47481aaf352dbd85c93d31 schema:name readcube_id
31 schema:value 24f5753a372bd0928b9778218cd508571ad8ead69e4ece35b8c53bc1ef685428
32 rdf:type schema:PropertyValue
33 N23cde2f220c54713874a3a2630c6ae0c schema:location Boston, MA
34 schema:name Springer US
35 rdf:type schema:Organisation
36 N29127e91e0824789b1dd900070335c04 schema:name Springer Nature - SN SciGraph project
37 rdf:type schema:Organization
38 N2cfdf53423cc49629c3b1f7032d40d9e rdf:first sg:person.016404514221.97
39 rdf:rest Necb53434cfc943c4b98d689652492fa4
40 N2e5a1e33c3eb4850a00e5cdfa05b623c rdf:first sg:person.016605150733.60
41 rdf:rest rdf:nil
42 N630fc254ea2e44f2b597be26a16dff7b schema:isbn 978-1-4419-4886-1
43 978-1-4757-6666-0
44 schema:name System Design Automation
45 rdf:type schema:Book
46 N7290ff962de547e78b311a040c32cd9b schema:familyName Schwarz
47 schema:givenName Wolfgang
48 rdf:type schema:Person
49 Nabfe81ecde654cb6b71c647077380735 rdf:first sg:person.016677375531.08
50 rdf:rest N2cfdf53423cc49629c3b1f7032d40d9e
51 Naeb10d629c824a3bbab21aca90e338d9 rdf:first N7290ff962de547e78b311a040c32cd9b
52 rdf:rest rdf:nil
53 Nbe618345c24d4665bebf0bc257796862 schema:familyName Merker
54 schema:givenName Renate
55 rdf:type schema:Person
56 Nc01e53e3bfbb465090f636945078a8b8 schema:name doi
57 schema:value 10.1007/978-1-4757-6666-0_5
58 rdf:type schema:PropertyValue
59 Ne254de2316bb47a09d5038e3e208f6c5 rdf:first Nbe618345c24d4665bebf0bc257796862
60 rdf:rest Naeb10d629c824a3bbab21aca90e338d9
61 Necb53434cfc943c4b98d689652492fa4 rdf:first sg:person.014315547402.83
62 rdf:rest N2e5a1e33c3eb4850a00e5cdfa05b623c
63 anzsrc-for:08 schema:inDefinedTermSet anzsrc-for:
64 schema:name Information and Computing Sciences
65 rdf:type schema:DefinedTerm
66 anzsrc-for:0801 schema:inDefinedTermSet anzsrc-for:
67 schema:name Artificial Intelligence and Image Processing
68 rdf:type schema:DefinedTerm
69 sg:person.014315547402.83 schema:affiliation https://www.grid.ac/institutes/grid.5596.f
70 schema:familyName Catthoor
71 schema:givenName Francky
72 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.014315547402.83
73 rdf:type schema:Person
74 sg:person.016404514221.97 schema:affiliation https://www.grid.ac/institutes/grid.15762.37
75 schema:familyName Miranda
76 schema:givenName Miguel
77 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016404514221.97
78 rdf:type schema:Person
79 sg:person.016605150733.60 schema:affiliation https://www.grid.ac/institutes/grid.15762.37
80 schema:familyName Verkest
81 schema:givenName Diederik
82 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016605150733.60
83 rdf:type schema:Person
84 sg:person.016677375531.08 schema:affiliation https://www.grid.ac/institutes/grid.440789.6
85 schema:familyName Palkovic
86 schema:givenName Martin
87 schema:sameAs https://app.dimensions.ai/discover/publication?and_facet_researcher=ur.016677375531.08
88 rdf:type schema:Person
89 https://www.grid.ac/institutes/grid.15762.37 schema:alternateName Interuniversity Microelectronics Centre
90 schema:name IMEC Lab., Kapeldreef 75, 3001 Leuven, Belgium
91 rdf:type schema:Organization
92 https://www.grid.ac/institutes/grid.440789.6 schema:alternateName Slovak University of Technology in Bratislava
93 schema:name Department of Microelectronics, Faculty of Electrical Engineering and Information Technology, Slovak Univ. of Technology, Bratislava, Slovakia
94 rdf:type schema:Organization
95 https://www.grid.ac/institutes/grid.5596.f schema:alternateName KU Leuven
96 schema:name Katholieke Univ., Leuven, Belgium
97 rdf:type schema:Organization
 




Preview window. Press ESC to close (or click here)


...